Wire sizing, repeater insertion and dominant time constant optimizationfor a bus line 2004 = Tamaño de cable, inserción de repetidores y optimización del tiempo dominante constante para una línea digital de un bus

Manifestación

Autores
Identificador
852554
Fecha de publicación
2004
Forma obra
Tesis
Lugar de producción
2004
Idioma
inglés
Nota de edición
Digitalización realizada por la Biblioteca Virtual del Banco de la República (Colombia)
Materias
  • Tecnología; Tecnología / Ingeniería y operaciones afines
Notas
  • Colfuturo
  • © Derechos reservados del autor
  • Due to the continue trend of technology for circuit scaling; optimal sizes for transistors and cables are needed, this scaling comes along with power increase and undesired cross talk effects between the wires which might affect the signal itself. A trade-off curve between power, area and delay is required so that a tuned solution for a specific problem might be found. 
    Here, an approach based on the dominant time constant optimization technique for modelling of the delay is investigated for an initial square topology with uniform wire and repeater sizing based on convex optimization and Linear Matrix Inequalities. Results with optimal buffer insertion across the bus are also investigated. 
  • Bus digital; Circuitos; Circuits; Convex optimization; Digital bus; Eigenvalues; Optimización convexa; Valores propios; VLSI
Enlace permanente
https://www.cervantesvirtual.com/obra/wire-sizing-repeater-insertion-and-dominant-time-constant-optimizationfor-a-bus-line-2004-tamano-de-cable-insercion-de-repetidores-y-optimizacion-del-tiempo-dominante-constante-852554
Enlaces

Exportar

  • RDF
  • JSON
  • BibTeX

Realizar otra búsqueda